eCPRI Intel® FPGA IP User Guide

ID 683685
Date 12/14/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.27. RX Error Register

Table 80.  RX Error Register at Offset 0x003E
Register Bit Width Description Access Reset
rx_error_address [31:2] Reserved RO 0x0
[1] UDP checksum error RW1C 0x0
[0] IPv4 header checksum error RW1C 0x0