eCPRI Intel® FPGA IP User Guide

ID 683685
Date 12/14/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.13. eCPRI Transport Delay 2 Register

Table 66.  eCPRI Transport Delay 2 Register at Offset 0x000C
Register Bit Width Description Access Reset
ecpri_msg5_td2 [31:16] Reserved RO 0x0
[15:0] eCPRI message 5 transport delay, bytes [9:8] RW 0x0