eCPRI Intel® FPGA IP User Guide

ID 683685
Date 12/14/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2. High Level Data Path Flow

The eCPRI IP core consists of two paths:
  • Transmit TX path
  • Receive RX Path