Intel® Agilex™ Configuration User Guide

ID 683673
Date 7/05/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.3.5. Specifying Pins for Partial Reconfiguration (PR)

The partial reconfiguration signals use GPIO pins.

The following signals control partial reconfiguration in Intel® Agilex™ devices:

  • PR_REQUEST
  • PR_READY
  • PR_ERROR
  • PR_DONE

Connect these partial reconfiguration signals to the Partial Reconfiguration External Configuration Controller Intel® FPGA IP.

Did you find the information on this page useful?

Characters remaining:

Feedback Message