Intel® Quartus® Prime Pro Edition User Guide: Platform Designer

ID 683609
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.15.13. Avalon® Clock Sink Signal Roles

A clock sink provides a timing reference for other interfaces and internal logic.
Table 112.  Clock Sink Signal Roles
Signal Role Width Direction Required Description
clk 1 Input Yes A clock signal. Provides synchronization for internal logic and for other interfaces.