V-Series Avalon-MM DMA Interface for PCIe Solutions User Guide

ID 683514
Date 7/31/2018
Public
Document Table of Contents

2.2. Generating the Testbench

  1. Copy the example design, pcie_de_ep_dma_g3x8_integrated.qsys, from the installation directory: <install_dir>/ip/altera/altera_pcie/altera_pcie_hip_256_avmm/example_design/ to your working directory.
  2. Start Platform Designer, by typing the following command:

    qsys-edit

  3. Open pcie_de_ep_dma_g3x8_integrated.qsys.

    The following figure shows the Platform Designer system.

    Figure 2. V-Series Avalon-MM DMA for PCI Express Platform Designer System Design
  4. Click Generate > Generate Testbench System.
  5. Specify the following parameters:
    Table 13.  Parameters to Specify in the Generation Dialog Box

    Parameter

    Value

    Testbench System

    Create testbench Platform Designer system

    Standard, BFMs for standard Platform Designer interfaces

    Create testbench simulation model

    Verilog

    Allow mixed-language simulation You can leave this option off.

    Output Directory

    Path

    <working_dir>//pcie_de_ep_dma_g3x8_integrated
  6. Click Generate.

Did you find the information on this page useful?

Characters remaining:

Feedback Message