R-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683501
Date 4/10/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Link Capabilities

Table 93.  Link Capabilities
Parameter Value Default Value Description
Link port number 0 - 255 1 Sets the read-only value of the port number field in the Link Capabilities register.
Slot clock configuration True/False True When this parameter is True, it indicates that the Endpoint uses the same physical reference clock that the system provides on the connector. When it is False, the IP core uses an independent clock regardless of the presence of a reference clock on the connector. This parameter sets the Slot Clock Configuration bit (bit 12) in the PCI Express Link Status register. You cannot enable this option when the Enable SRIS Mode option is enabled.

Did you find the information on this page useful?

Characters remaining:

Feedback Message