R-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: keu1614109349221
Ixiasoft
Visible to Intel only — GUID: keu1614109349221
Ixiasoft
3.2.2.5.19. VirtIO PCI Configuration Access BAR Indicator Register (Address: 0x038)
The BAR Indicator field holds the values 0x0 to 0x5 specifying a Base Address register (BAR) belonging to the function located beginning at 10h in PCI Configuration Space. The BAR is used to map the structure into memory space. Any other value is reserved for future use.
Bit Location | Description | Access Type | Default Value |
---|---|---|---|
31:24 | Padding | RO | 0x00 |
23:16 | Padding | RO | 0x00 |
15:8 | Padding | RO | 0x00 |
7:0 | BAR Indicator | RW | Undefined |