Visible to Intel only — GUID: sth1424907988924
Ixiasoft
4.10. Power Distribution System
This topic shows the power tree drawing for the MAX® 10 FPGA development board. Regulator inefficiencies and sharing are reflected in the currents shown, which are conservative absolute maximum levels.
Figure 21. Power Distribution System
Did you find the information on this page useful?
Feedback Message
Characters remaining: