MAX 10 FPGA Development Kit User Guide

ID 683460
Date 9/07/2017
Public
Document Table of Contents

4.9. Memory

This section describes the development board's memory interface support and also their signal names, types, and connectivity relative to the FPGA.

Did you find the information on this page useful?

Characters remaining:

Feedback Message