Enhanced Configuration (EPC) Devices Datasheet

Download PDF
ID 683253
Date 5/04/2016
Public
Document Table of Contents
Document Table of Contents x
1. Enhanced Configuration (EPC) Devices Datasheet
1. Enhanced Configuration (EPC) Devices Datasheet x
1.1. Supported Devices 1.2. Features 1.3. Functional Description 1.4. Pin Description 1.5. Power-On Reset 1.6. Power Sequencing 1.7. Programming and Configuration File Support 1.8. IEEE Std. 1149.1 (JTAG) Boundary-Scan 1.9. Timing Information 1.10. Operating Conditions 1.11. Package 1.12. Document Revision History
1.3. Functional Description x
1.3.1. FPGA Configuration 1.3.2. External Flash Interface 1.3.3. Intel Flash-Based EPC Device Protection 1.3.4. Dynamic Configuration (Page Mode) 1.3.5. Real-Time Decompression 1.3.6. Programmable Configuration Clock 1.3.7. Flash In-System Programming (ISP)
1.3.1. FPGA Configuration x
1.3.1.1. Configuration Signals 1.3.1.2. Fast Passive Parallel Configuration 1.3.1.3. Passive Serial Configuration 1.3.1.4. Concurrent Configuration
1.3.7. Flash In-System Programming (ISP) x
1.3.7.1. JTAG-based Programming 1.3.7.2. Programming using External Flash Interface
1.11. Package x
1.11.1. Package Layout Recommendation
1. Enhanced Configuration (EPC) Devices Datasheet

1.3.1.1. Configuration Signals

Table 4.  Configuration Signals Connections Between EPC device and Altera FPGAs.
EPC Device Pin Altera FPGA Pin Description
DATA[] DATA[] Configuration data transmitted from the EPC device to the FPGA, which is latched on the rising edge of DCLK.
DCLK DCLK EPC device generated clock used by the FPGA to latch configuration data provided on the DATA[] pins.
nINIT_CONF nCONFIG Open-drain output from the EPC device that is used to start FPGA reconfiguration using the initiate configuration (INIT_CONF) JTAG instruction. This connection is not needed if the INIT_CONF JTAG instruction is not needed. If nINIT_CONF is not connected to nCONFIG, nCONFIG must be tied to VCC either directly or through a pull-up resistor.
OE nSTATUS Open-drain bidirectional configuration status signal, which is driven low by either the EPC device or FPGA during POR and to signal an error during configuration. Low pulse on OE resets the EPC device controller.
nCS CONF_DONE Configuration done output signal driven by the FPGA.
Level Two Title