Intel® Quartus® Prime Pro Edition User Guide: Design Compilation

Download PDF
ID 683236
Date 4/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Answers to Top FAQs 2. Design Compilation 3. Reducing Compilation Time 4. Intel® Quartus® Prime Pro Edition User Guide Design Compilation Archives A. Intel® Quartus® Prime Pro Edition User Guides
2. Design Compilation x
2.1. Compilation Overview 2.2. Using the Compilation Dashboard 2.3. Design Netlist Infrastructure (Beta) 2.4. Design Synthesis 2.5. Design Place and Route 2.6. Incremental Optimization Flow 2.7. Fast Forward Compilation Flow 2.8. Full Compilation Flow 2.9. Exporting Compilation Results 2.10. Integrating Other EDA Tools 2.11. Synthesis Language Support 2.12. Compiler Optimization Techniques 2.13. Synthesis Settings Reference 2.14. Fitter Settings Reference 2.15. Design Compilation Revision History
2.1. Compilation Overview x
2.1.1. Compilation Flows 2.1.2. Compilation Hierarchy 2.1.3. Compilation Monitoring
2.3. Design Netlist Infrastructure (Beta) x
2.3.1. Exploring the RTL Analyzer (Beta) 2.3.2. Early Timing Analysis After Design Synthesis (Beta) 2.3.3. DNI Use Case Examples
2.3.1. Exploring the RTL Analyzer (Beta) x
2.3.1.1. Sweep Hints Viewer 2.3.1.2. Connectivity Tracer Point-to-point Tracing Fan-in Cone Tracing Fan-out Cone Tracing 2.3.1.3. Object Set Console 2.3.1.4. Module Interfaces 2.3.1.5. Bundled Instances 2.3.1.6. Auto-hide Unconnected Pins 2.3.1.7. Filtering Ports and Nets 2.3.1.8. Expand Connections
2.3.2. Early Timing Analysis After Design Synthesis (Beta) x
2.3.2.1. Synopsys* Design Constraint (SDC) on RTL 2.3.2.2. Post-Synthesis Static Timing Analysis (STA) 2.3.2.3. Types of SDC Files Used in the Intel® Quartus® Prime Software
2.3.2.1. Synopsys* Design Constraint (SDC) on RTL x
2.3.2.1.1. Registering the SDC-on-RTL SDC File 2.3.2.1.2. Applying the SDC-on-RTL Constraints 2.3.2.1.3. Inspecting SDC-on-RTL Constraints 2.3.2.1.4. Creating Constraints in SDC-on-RTL SDC Files
2.3.3. DNI Use Case Examples x
2.3.3.1. Scripting Routine Tasks Using DNI Tcl Commands 2.3.3.2. Traversing the DNI Netlist Using Tcl Commands
2.4. Design Synthesis x
2.4.1. Running Synthesis 2.4.2. Viewing Synthesis Reports 2.4.3. Viewing Synthesis Dynamic Report
2.4.1. Running Synthesis x
2.4.1.1. Preserving Registers During Synthesis 2.4.1.2. Preserving Signals for Monitoring and Debugging
2.5. Design Place and Route x
2.5.1. Running the Fitter 2.5.2. Viewing Fitter Reports
2.5.1. Running the Fitter x
2.5.1.1. Fitter Commands 2.5.1.2. Disabling or Enabling Physical Synthesis Optimization
2.5.2. Viewing Fitter Reports x
2.5.2.1. Plan Stage Reports 2.5.2.2. Place Stage Reports 2.5.2.3. Route Stage Reports 2.5.2.4. Retime Stage Reports 2.5.2.5. Finalize Stage Reports
2.5.2.2. Place Stage Reports x
2.5.2.2.1. Global Signal Visualization Report
2.5.2.3. Route Stage Reports x
2.5.2.3.1. Global Router Congestion Hotspot Summary Report 2.5.2.3.2. Global Router Wire Utilization Map Report
2.6. Incremental Optimization Flow x
2.6.1. Concurrent Analysis During Synthesis or Fitting 2.6.2. Analyzing Compiler Snapshots 2.6.3. Validating Periphery (I/O) after the Plan Stage
2.6.2. Analyzing Compiler Snapshots x
2.6.2.1. Running Snapshot Viewer
2.6.2.1. Running Snapshot Viewer x
2.6.2.1.1. Analyzing Failing Paths with Snapshot Viewer 2.6.2.1.2. Analyzing Clocking with Snapshot Viewer 2.6.2.1.3. Analyzing High Fan-out Nets with Snapshot Viewer 2.6.2.1.4. Validating Timing Constraints with Snapshot Viewer 2.6.2.1.5. Analyzing Congestion with Snapshot Viewer
2.7. Fast Forward Compilation Flow x
2.7.1. Step 1: Run Register Retiming 2.7.2. Step 2: Review Retiming Results 2.7.3. Step 3: Run Fast Forward Compile 2.7.4. Step 4: Review Fast Forward Results 2.7.5. Step 5: Implement Fast Forward Recommendations 2.7.6. Retiming Restrictions and Workarounds
2.7.2. Step 2: Review Retiming Results x
2.7.2.1. Locate Critical Chains
2.7.3. Step 3: Run Fast Forward Compile x
2.7.3.1. Fast Forward Compile By Hierarchy 2.7.3.2. HyperFlex Settings
2.7.4. Step 4: Review Fast Forward Results x
2.7.4.1. Clock Fmax Summary Report 2.7.4.2. Fast Forward Details Report
2.8. Full Compilation Flow x
2.8.1. Full Compilation Flow with Temporary Optimization Mode
2.9. Exporting Compilation Results x
2.9.1. Exporting a Version-Compatible Compilation Database 2.9.2. Importing a Version-Compatible Compilation Database 2.9.3. Creating a Design Partition 2.9.4. Exporting a Design Partition 2.9.5. Reusing a Design Partition 2.9.6. Viewing Quartus Database File Information 2.9.7. Clearing Compilation Results
2.9.6. Viewing Quartus Database File Information x
2.9.6.1. QDB File Attribute Types
2.10. Integrating Other EDA Tools x
2.10.1. Generating a VQM Netlist for other EDA Tools
2.11. Synthesis Language Support x
2.11.1. Verilog and SystemVerilog Synthesis Support 2.11.2. VHDL Synthesis Support
2.11.1. Verilog and SystemVerilog Synthesis Support x
2.11.1.1. Verilog HDL Input Settings (Settings Dialog Box) 2.11.1.2. Design Libraries 2.11.1.3. Verilog HDL Configuration 2.11.1.4. Initial Constructs and Memory System Tasks 2.11.1.5. Verilog HDL Macros
2.11.1.3. Verilog HDL Configuration x
2.11.1.3.1. Hierarchical Design Configurations
2.11.2. VHDL Synthesis Support x
2.11.2.1. VHDL Input Settings (Settings Dialog Box) 2.11.2.2. VHDL Standard Libraries and Packages 2.11.2.3. VHDL wait Constructs 2.11.2.4. VHDL-2019 Conditional Analysis Tool Directives
2.12. Compiler Optimization Techniques x
2.12.1. Compiler Optimization Modes 2.12.2. Allow Register Retiming 2.12.3. Automatic Gated Clock Conversion 2.12.4. Enable Intermediate Fitter Snapshots 2.12.5. Fast Preserve Option 2.12.6. Fractal Synthesis Optimization
2.12.6. Fractal Synthesis Optimization x
2.12.6.1. Enabling or Disabling Fractal Synthesis
2.13. Synthesis Settings Reference x
2.13.1. Advanced Synthesis Settings
3. Reducing Compilation Time x
3.1. Factors Affecting Compilation Results 3.2. Strategies to Reduce the Overall Compilation Time 3.3. Reducing Synthesis Time and Synthesis Netlist Optimization Time 3.4. Reducing Placement Time 3.5. Reducing Routing Time 3.6. Reducing Static Timing Analysis Time 3.7. Setting Process Priority 3.8. Reducing Compilation Time Revision History
3.2. Strategies to Reduce the Overall Compilation Time x
3.2.1. Running the ECO Compilation Flow 3.2.2. Enabling Multi-Processor Compilation 3.2.3. Using Block-Based Compilation
3.3. Reducing Synthesis Time and Synthesis Netlist Optimization Time x
3.3.1. Settings to Reduce Synthesis Time and Synthesis Netlist Optimization Time 3.3.2. Use Appropriate Coding Style to Reduce Synthesis Time
3.4. Reducing Placement Time x
3.4.1. Placement Effort Multiplier Settings
3.5. Reducing Routing Time x
3.5.1. Identifying Routing Congestion with the Chip Planner
3.5.1. Identifying Routing Congestion with the Chip Planner x
3.5.1.1. Areas with Routing Congestion 3.5.1.2. Congestion due to HDL Coding style
1. Answers to Top FAQs
2. Design Compilation
3. Reducing Compilation Time
4. Intel® Quartus® Prime Pro Edition User Guide Design Compilation Archives
A. Intel® Quartus® Prime Pro Edition User Guides

2.3.1.2. Connectivity Tracer

Connectivity Tracer enables tracing fan-out and fan-in cones from/to an instance port (bus) or a top-level port.
It allows point-to-point connectivity tracing between chosen source and destination nodes, where source nodes can be an instance port, port, or port bus, while the destination node can only be an instance port or a port.
Note: Connectivity tracing terminates at top-level ports, clock ports, or instance ports of the encrypted module. When black boxes or encrypted module is encountered, the Connectivity Tracer terminates tracing and reports it as a destination node.

To access this tool, invoke the RTL Analyzer from the Elaborated checkpoint of the Analysis & Elaboration stage, navigate to the Tools menu, and select Connectivity Tracer. The Connectivity Tracer tool displays.

Figure 14. Connectivity Tracer

The following table describes various elements of the Connectivity Tracer interface:

Table 4.  Connectivity Tracer User Interface Elements
User Interface Element Description
Source object First object in the design hierarchy from where you want to start tracing the path. In this field, you can either enter the values manually or directly select the object from the schematic viewer and click the Use current selection button to enter the object automatically.
Destination object An optional object where tracing stops when the Connectivity Tracer encounters this object. If you do not specify the destination object, then tracing is based on fan-ins or fan-outs of the source object.

Similar to the source object, you can enter the destination object manually or automatically from the schematic viewer using the Use current selection button.

Fan direction (In or Out) Refers to the maximum number of input or output nodes that feed the input or output equations of a logic cell, respectively.
Include unconnected hierarchy ports Use this option if you want to include unconnected instance ports on hierarchical instances in the list of found objects.
Stop at partition Use this option if you want to stop tracing on the design partition.
Hops Indicates when tracing enter into and exit out of a hierarchical instance. Use this option to limit the number of hops allowed during tracing to improve performance.
Start trace Use this button to start tracing your design's fan-in and fan-out connectivity based on the source and destination objects.
Found objects Lists the traced objects.
  • Select: Makes the selected found object as the current selection and zooms into this object in the schematic viewer.
  • Show path: Highlights objects in the traced path of fan-in or fan-out connectivity in the schematic viewer, leading to the selected found object.
  • Clear path: Clears all paths' highlighting objects leading to the found objects.

Connectivity Tracer currently supports the following tracing techniques:

Point-to-point Tracing

In this tracing technique, you select a source and destination object, set the fan direction as Out, and trace the path. All paths between the traced objects are listed under Found Objects. Select the desired path from the list and view it in the schematic viewer.

In the following image, the source object is the instance port i5 with a port name o, and the destination object is the instance port ticket[o] with a port name ce. When you trace this path, the Found Objects field lists only one path. When you view this path using Show path, the schematic viewer auto-highlights the path between the source and destination objects.

Figure 15. Point-to-point Tracing

Fan-in Cone Tracing

In this tracing technique, select only the source object, set the fan direction as In, and trace the path. The maximum number of input nodes that feed the input equations of a logic cell is traced and listed under Found Objects. Select the desired path from the list and view it in the schematic viewer.

In the following image, the source object is the instance port reset. When you trace the path, only one node is listed under Found Objects. When you view this path, you observe the first object reset of the instance port. The color-coded path is highlighted in the schematic viewer.

Figure 16. Fan-in Cone Tracing

Fan-out Cone Tracing

In this tracing technique, select only the source object, set the fan direction as Out, and trace the path. The Connectivity Tracer traces the maximum number of output nodes that feed the output equations of a logic cell and lists them under Found Objects. Select the desired path from the list and view it in the schematic viewer.

In the following image, the source object is the reset port. The Found Objects field lists several fan-out nodes when you trace the fan-out cone. When you select and view port::stormfly::adder_out[12], the path is highlighted in the schematic viewer showing the fan-out cone.

Figure 17. Fan-out Cone Tracing
Note:
  • After tracing several fan-in or fan-out nodes, the schematic viewer might have several paths highlighted. To review the color codes of the displayed nodes, use the Object Set Console window.
  • When you select an object in the schematic viewer, the object is automatically color-coded based on the colors specified in the Colors pane. If you want to modify the colors or the schematic viewer background (white or black), go to Tools > Color Settings. In the Theme drop-down menu, you can switch between black and white background. To modify the object color, double-click on the respective color box. The Select Color dialog box displays. Select the desired color and click OK.

Level Two Title