3.3.2. Use Appropriate Coding Style to Reduce Synthesis Time
If you are trying to infer a large memory block, the software consumes more resources on the FPGA. This can cause routing congestion and increases compilation time significantly. If you see high routing utilization in certain blocks, review the code for such blocks.
Did you find the information on this page useful?