Intel Agilex® 7 Variable Precision DSP Blocks User Guide

ID 683037
Date 4/11/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1.2. Pipeline Registers for Fixed-point Arithmetic

In addition to the input and output registers, there are 2 columns of pipeline registers for fixed-point arithmetic. Pipeline registers are used to get the maximum Fmax performance. The pipeline registers can be bypassed if high Fmax is not needed.

The following variable precision DSP block signals control the pipeline registers within the variable precision DSP block:
  • CLK
  • ENA[2..0]
  • CLR[1]