AN 1013: Using Generic QSPI Flash on Control Block-Based Devices

Download PDF
ID 855235
Date 6/30/2025
Public
Document Table of Contents
Document Table of Contents x
1. Introduction 2. Overview 3. Requirements 4. Implementation Flow 5. Programming Flow 6. QSPI Flash Examples 7. Document Revision History for AN 1013: Using Generic QSPI Flash on Control Block-Based Devices
3. Requirements x
3.1. I/O Standard Specification 3.2. Quad SPI Flash Byte Addressing 3.3. Disable Flash ID Check 3.4. Standard SPI Mode (1-1-1 Protocol) 3.5. Quad IO Mode (1-4-4 Protocol) 3.6. Sector Size 3.7. Maximum QSPI Clock Frequency 3.8. QSPI Read Opcode 3.9. Timing Specification
4. Implementation Flow x
4.1. Generating Programming Files Using the Convert Programming Files Feature 4.2. Programming .JIC Files into QSPI Flash Devices
5. Programming Flow x
5.1. Initialization Phase 5.2. Program Phase 5.3. Verify/Blank-Check/Examine Phase 5.4. Erase Phase 5.5. Termination
6. QSPI Flash Examples x
6.1. Cypress* S25HS512T with Cyclone® 10 GX 6.2. Macronix MX25L12833FMI-10G* with Cyclone® V
1. Introduction
2. Overview
3. Requirements
4. Implementation Flow
5. Programming Flow
6. QSPI Flash Examples
7. Document Revision History for AN 1013: Using Generic QSPI Flash on Control Block-Based Devices

5.2. Program Phase

The Program phase programs the .jic programming file into the QSPI flash.
Figure 12. Program Phase Flow Template (Micron* Example)

With the implementation of a loop, the Quartus® Prime Programmer continuously sends the 06h (Write Enable) and 02h (Page Program) flash opcodes until the end of the .jic programming file.

You must make sure of the following:
  • Addressing mode (byte): Ensure is aligned with the byte addressing from the initialization phase.
  • Delay (μs): Define a non-zero value according to the minimum delay for Page Program as specified in the AC specifications of the flash device datasheet.
  • Leave the rest at default.
Note: An alternative to using Delay (μs) is to poll the Write-In-Progress (WIP) bit from the Status Register using an RR action box. Quartus® Prime Programmer continues to the next loop after it receives an idle status from the WIP bit. Refer to the Erase Phase section for an example.
Related Information
Level Two Title