FPGA AI Suite: Design Examples User Guide

ID 848957
Date 4/22/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

B. FPGA AI Suite Example Designs User Guide Revision History

Document Version FPGA AI Suite Version Changes
2025.04.22 2024.3
  • Fixed a typo in the command found in Building an FPGA Bitstream for the JTAG Design Examples.
2025.03.31 2024.3 Initial release.
This initial release merges the content from the following publications: The revision histories of these guides is included here for completeness.
This initial release adds information about the following design examples:
  • JTAG Design Example
  • DDR-Free Hostless Design Example
  • OFS for PCIe* Attach Design Example