GTS SDI II IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs

ID 823543
Date 5/30/2025
Public

1. GTS SDI II IP Design Example Quick Start Guide

Updated for:
Intel® Quartus® Prime Design Suite 25.1
IP Version 2.1.0
The Serial Digital Interface (SDI) II Altera FPGA IP for Agilex™ 5 devices provides the capability of generating design examples.

When you generate the design example, the IP parameter editor automatically creates the files necessary to simulate and compile the design.

Figure 1. Development Stages