GTS SDI II IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs

ID 823543
Date 5/30/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

2. Design Example Detailed Description

The SDI II IP core includes the following design examples for Agilex™ 5 devices.
  • Parallel loopback with external VCXO
  • Parallel loopback without external VCXO
  • Serial loopback