Intel® Agilex® 7 M-Series FPGA Network-on-Chip (NoC) User Guide

ID 768844
Date 5/22/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4.5. AXI4 Lite Protocol Support

You use the AXI4 Lite protocol to access the control and status registers of subsystems, such as the UIB and GPIO-B. AXI4 Lite is a lightweight interface compared to AXI4, but is lower performance and higher latency without bursting support and other features.