Intel® Agilex® 7 M-Series FPGA Network-on-Chip (NoC) User Guide

ID 768844
Date 5/22/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.2.1. NoC Clock Control Intel FPGA IP Parameters

Figure 35. Parameter Editor for NoC Clock Control Intel FPGA IP shows the parameter editor for the NoC Initiator Intel FPGA IP.

Figure 35. Parameter Editor for NoC Clock Control Intel FPGA IP


The following parameter is available:

Table 21.  Parameters for NoC Clock Control Intel FPGA IP
Parameter Description
Reference Clock Frequency

Specifies the reference clock frequency for the NoC PLL. Supported values are:

  • 25 MHz
  • 100 MHz
  • 125 MHz