Intel Agilex® 7 LVDS SERDES User Guide: M-Series

ID 768615
Date 12/04/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.7. VCCIO_PIO Power Scheme for LVDS SERDES

Table 39.  True Differential Signaling VCCIO_PIO for LVDS SERDES This table lists the VCCIO_PIO supported if you use the True Differential Signaling I/O standard with LVDS SERDES transmitter or receiver.
VCCIO_PIO (V) LVDS SERDES Transmitter LVDS SERDES Receiver
1.3 Yes Yes
1.2 Yes
1.1 Yes
1.05 Yes

If you use the SLVS-400 I/O standard with the LVDS SERDES receiver, the supported VCCIO_PIO is 1.1 V or 1.2 V.