F-Tile 25G Ethernet Intel® FPGA IP Design Example User Guide

ID 750200
Date 11/29/2023
Public
Document Table of Contents
Give Feedback

2.3.1. Design Components

Table 4.  Design Components
Component Description
F-Tile 25G Ethernet Intel FPGA IP

Consists of MAC, PCS, and Transceiver PHY, with the following configuration:

  • Core Variant: MAC+PCS+PMA
  • Enable flow control: Optional
  • Enable link fault generation: Optional
  • Enable preamble passthrough: Optional
  • Enable statistics collection: Optional
  • Enable MAC statistics counters: Optional
  • Reference clock frequency: 156.25
For the design example with the RS-FEC feature, the following additional parameter is configured:
  • Enable RS-FEC: Optional
F-Tile Reference and System PLL Clocks Intel® FPGA IP

The F-Tile Reference and System PLL Clocks Intel® FPGA IP parameter editor settings align with the requirements of the F-Tile 25G Ethernet Intel FPGA IP. If you generate the design example using Generate Example Design button in the IP parameter editor, the IP instantiates automatically. If you create your own design example, you must manually instantiate this IP and connect all I/O ports.

For information about this IP, refer to F-Tile Architecture and PMA and FEC Direct PHY IP User Guide.

Client logic Consists of:
  • Traffic generator, which generates burst packets to the F-Tile 25G Ethernet Intel FPGA IP core for transmission.
  • Traffic monitor, which monitors burst packets that are coming from the F-Tile 25G Ethernet Intel FPGA IP core.
Source and Probe Source and probe signals, including system reset input signal, which you can use for debugging.