F-Tile 25G Ethernet Intel® FPGA IP Design Example User Guide

ID 750200
Date 11/29/2023
Public
Document Table of Contents
Give Feedback

2.3. Functional Description

The F-Tile 25G Ethernet single-channel design example consists of MAC+PCS+PMA core variant. The following block diagrams show the design components and the top-level signals of the MAC+PCS+PMA core variant in the F-Tile 25G Ethernet design example.

Figure 5. Block Diagram—F-Tile 25G Ethernet Single-Channel Design Example (MAC+PCS+PMA Core Variant)