F-Tile 25G Ethernet Intel® FPGA IP Design Example User Guide

ID 750200
Date 11/29/2023
Public
Document Table of Contents
Give Feedback

3.4. Simulation

The testbench sends traffic through the IP core, exercising the transmit side and receive side of the IP core.