F-Tile Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 741328
Date 4/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents SERDES Control Signals

Table 67.  SERDES Control Signal
Name I/O Description
powerdown O Power-down enable. Asserted when the PCS function is in power-down mode; deasserted when the PCS function is operating in normal mode. This signal is implemented only when an external SERDES is used.
sd_loopback O SERDES Loopback Control. Asserted when the PCS function operates in loopback mode. You can use this signal to configure an external SERDES device to operate in loopback mode.

Did you find the information on this page useful?

Characters remaining:

Feedback Message