F-Tile Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 741328
Date 4/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5. High-Level Block Diagrams

High-level block diagrams of different variations of the Triple-Speed Ethernet Intel® FPGA IP.
Figure 1. 10/100/1000 Mbps Ethernet MAC


Figure 2. Multiport MAC


Figure 3. 10/100/1000 Mbps Ethernet MAC and 1000BASE-X/SGMII PCS with Optional PMA


Figure 4. 10/100/1000 Mbps Ethernet MAC and 1000BASE-X/SGMII 2XTBI PCS with PMA
Figure 5. 10/100/1000 Mbps Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS
Figure 6. 1000BASE-X/SGMII PCS with Optional PMA


Figure 7. 1000BASE-X/SGMII 2XTBI PCS
Figure 8. Standalone 10/100/1000 Mbps Ethernet MAC