F-Tile Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 741328
Date 4/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.2.3. GMII Transmit

On transmit, all data transfers are synchronous to the rising edge of tx_clk. The GMII data enable signal gm_tx_en is asserted to indicate the start of a new frame and remains asserted until the last byte of the frame is present on gm_tx_d[7:0] bus. Between frames, gm_tx_en remains deasserted.

If a frame is received on the Avalon® streaming interface with an error (asserted with ff_tx_eop), the frame is subsequently transmitted with the GMII gm_tx_err error signal at any time during the frame transfer.