Ashling* RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide

Download PDF
ID 730783
Date 5/13/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the RiscFree* IDE 2. Installation and Setup 3. Getting Started with RiscFree* IDE 4. Debug Setup for Nios® V Processor System 5. Debug Setup for Arm* Hard Processor System 6. Debugging with RiscFree* IDE 7. Debugging with Command-Line Interface 8. Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide Archives 9. Document Revision History for the Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide A. Appendix
1. About the RiscFree* IDE x
1.1. Supported Devices 1.2. Quartus® Prime Software Support 1.3. Intel® Simics® Simulator for Intel® FPGAs Support
2. Installation and Setup x
2.1. Bundled Installation with the Quartus® Prime Software 2.2. Standalone Installation
2.2. Standalone Installation x
2.2.1. Standalone Installation with Supported Quartus® Prime Software 2.2.2. Standalone Installation with the Quartus® Prime Programmer and Tools
3. Getting Started with RiscFree* IDE x
3.1. Graphical User Interface 3.2. Command Line Interface 3.3. Ashling* RiscFree* IDE for Intel® FPGAs Interaction with Intel® Simics® Simulator for Intel® FPGAs
4. Debug Setup for Nios® V Processor System x
4.1. Importing Nios® V Processor Project 4.2. Building Nios® V Processor Project 4.3. Setting Debug Configurations and Downloading Nios® V Processor Project Using RiscFree* IDE
5. Debug Setup for Arm* Hard Processor System x
5.1. Pre-requisite for Debugging Arm* HPS Project 5.2. Importing Arm* HPS Project 5.3. Setting Debug Configurations and Downloading Arm* HPS Project Using RiscFree* IDE
6. Debugging with RiscFree* IDE x
6.1. Debug Features in RiscFree* IDE 6.2. Processor System Debug 6.3. Heterogeneous Multicore Debug 6.4. Debugging µC/OS-II Application 6.5. Debugging FreeRTOS Application 6.6. Debugging Zephyr Application 6.7. Arm* HPS On-Chip Trace 6.8. Debugging the Arm* Linux Kernel 6.9. Debugging Target Software in an Intel® Simics Simulator Session
6.1. Debug Features in RiscFree* IDE x
6.1.1. Viewing Global Variables 6.1.2. Launching Memory Browser 6.1.3. Debugger Console 6.1.4. Specifying the SVD File 6.1.5. Breakpoint Settings 6.1.6. JTAG UART Output Terminal
6.2. Processor System Debug x
6.2.1. GUI for Debugging
6.3. Heterogeneous Multicore Debug x
6.3.1. Importing Nios® V Processor and Arm* HPS Projects 6.3.2. Setting Core Configuration
6.7. Arm* HPS On-Chip Trace x
6.7.1. Trace Bar 6.7.2. Trace View
6.8. Debugging the Arm* Linux Kernel x
6.8.1. Preparing Linux for Kernel Debugging 6.8.2. Debugging the Arm* HPS Linux Kernel
7. Debugging with Command-Line Interface x
7.1. Running Ashling* GBD Server 7.2. Running GDB 7.3. Nios® V Processor Example 7.4. ARM HPS Core Example
A. Appendix x
A.1. Optional Toolchain Configuration A.2. Performing External Tools Configuration A.3. Help Content A.4. Open-Source Components in RiscFree* IDE
A.1. Optional Toolchain Configuration x
A.1.1. Toolchain for Application and BSP A.1.2. Toolchain for Arm* Processor A.1.3. Modifying Toolchain Configuration
1. About the RiscFree* IDE
2. Installation and Setup
3. Getting Started with RiscFree* IDE
4. Debug Setup for Nios® V Processor System
5. Debug Setup for Arm* Hard Processor System
6. Debugging with RiscFree* IDE
7. Debugging with Command-Line Interface
8. Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide Archives
9. Document Revision History for the Ashling RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide
A. Appendix

6.3.2. Setting Core Configuration

To set the core configuration, follow these steps:

  1. Right click project directory (either HPS or Nios® V application) and select Debug > Debug Configurations.
  2. Select Ashling Heterogenous Multicore Debugging > cortex-a53-sum.elf.
  3. Under the Device tab, set these settings:
    • Debug probe: Agilex SI/SoC Dev Kit
    • JTAG/SWD frequency: 16 MHz
    • Transport type: JTAG
  4. Click the Auto-detect Scan Chain to list out all the available cores.
  5. Under Core Configuration, select Cortex-A53 and Nios V/m.
    Figure 18. List of Available Cores for the Selected Target Device in RiscFree* IDE
  6. Set the core specific configuration for each core under the Debugger tab.
  7. Specify the .elf file for each core under the Target Application tab. In this example, the target applications are added as nios-v-sum.elf for Nios V/m core and cortex-a53-sum.elf for Cortex-A53 core.
    Note: You can specify multiple .elf file for a single core.
    Figure 19. Target Application Tab Settings
  8. Set the breakpoint at a specific function under the Startup tab. This debug example uses the default settings.
    Figure 20. Startup Tab Settings
  9. Based on the OS you use, configure the OS Awareness settings as follows:
    • Intel® HAL: No OS Awareness configuration is required.
    • Other OS: Under the OS Awareness tab, turn on Enable OS Aware Debugging, and select the OS as listed below:
      • µC/OS and Version: II
      • FreeRTOS and Version: 10.4.1
      • Zephyr and Version: 3.1.0
    Figure 21. Enabling OS Aware Debugging in Heterogeneous Debugging
  10. Click Debug when all configuration is complete. All cores selected for debug are launched.
    Figure 22. Heterogeneous Multicore Debug View in RiscFree* IDE
  11. To debug two cores simultaneously, go to Window > Show View > Registers. Then, make a copy of the existing debug view using the Open new View icon.
    Figure 23. Register Window
  12. In the Heterogenous Multicore Debug View pane, select Thread #1 [TAP 3 Core 0 (Cortex-A53)]. Pin one copy of the debug view to Arm processor using the Pin to Debug Context icon.
    Figure 24. Arm Processor (Core 0) Register View
  13. In the Heterogenous Multicore Debug View pane, select Thread #1 [TAP 2 (Nios V/m Hart 0)]. Pin second copy of the debug view to Nios V processor using the Pin to Debug Context icon.
    Figure 25. Nios V Processor (Core 4) Register View
Level Two Title