DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683887
Date 1/07/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.7. Simulation Testbench

The simulation testbench simulates the DisplayPort TX serial loopback to RX.
Note: The DisplayPort 2.0 simulation testbench is not supported in the current release.
Figure 9.  DisplayPort Intel® FPGA IP Simplex Mode Simulation Testbench Block Diagram
Table 25.  Testbench Components
Component Description
Video Pattern Generator This generator produces color bar patterns that you can configure. You can parameterize the video format timing.
Testbench Control This block controls the test sequence of the simulation and generates the necessary stimulus signals to the TX core.

The testbench control block also reads the CRC value from both source and sink to make comparisons.

RX Link Speed Clock Frequency Checker This checker verifies if the RX transceiver recovered clock frequency matches the desired data rate.
TX Link Speed Clock Frequency Checker This checker verifies if the TX transceiver recovered clock frequency matches the desired data rate.

The simulation testbench does the following verifications:

Test Criteria Verification
  • Link Training sweep across all data rates from HBR3 to HBR2 to HBR and RBR
  • Read the DPCD registers to check if the DP Status sets and measures both TX and RX Link Speed frequency.
Integrates Frequency Checker to measure the Link Speed clock's frequency output from the TX and RX transceiver.
  • Run video pattern from TX to RX.
  • Verify the CRC for both source and sink to check if they match.
  • Connects video pattern generator to the DisplayPort Source to generate the video pattern.
  • Testbench control next reads out both Source and Sink CRC from DPTX and DPRX registers and compares to ensure both CRC values are identical.
    Note: To ensure CRC is calculated, you must enable the Support CTS test automation parameter.
A successful simulation ends with the following message:
Table 26.  DisplayPort Design Example Supported EDA Simulators
Simulator Supported Platform Supported Language
Riviera-PRO* Windows/Linux VHDL and Verilog HDL
ModelSim* Windows/Linux VHDL and Verilog HDL
Xcelium* Parallel Linux Verilog HDL
VCS* / VCS* MX Linux VHDL and Verilog HDL

Did you find the information on this page useful?

Characters remaining:

Feedback Message