DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683887
Date 1/07/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4. Design Walkthrough

Setting up and running the HDCP over DisplayPort design example consists of five stages.
  1. Set up the hardware.
  2. Generate the design.
  3. Edit the HDCP key memory files to include your HDCP production keys.
    1. Store plain HDCP production keys in the FPGA (Support HDCP Key Management = 0)
    2. Store encrypted HDCP production keys in the external flash memory or EEPROM (Support HDCP Key Management = 1)
  4. Compile the design.
  5. View the results.