Supported Devices Features Operating Conditions Pin Information Device Package and Ordering Code Memory Array Organization Memory Operations Registers Summary of Operation Codes Power Mode Timing Information Programming and Configuration File Support Document Revision History for EPCQ-L Serial Configuration Devices Datasheet
Block Protection Bits in EPCQ-L256 when TB Bit is Set to 0 Block Protection Bits in EPCQ-L256 when TB Bit is Set to 1 Block Protection Bits in EPCQ-L512 when TB Bit is Set to 0 Block Protection Bits in EPCQ-L512 when TB Bit is Set to 1 Block Protection Bits in EPCQ-L1024 when TB Bit is Set to 0 Block Protection Bits in EPCQ-L1024 when TB Bit is Set to 1
4BYTEADDREN and 4BYTEADDREX Operations (B7h and E9h) Write Enable Operation (06h) Write Disable Operation (04h) Read Bytes Operation (03h) Fast Read Operation (Bh) Extended Quad Input Fast Read Operation (EBh) Read Device Identification Operation (9Eh or 9Fh) Write Bytes Operation (02h) Extended Quad Input Fast Write Bytes Operation (12h) Erase Bulk Operation (C7h) Erase Die Operation (C4h) Erase Sector Operation (D8h)
Summary of Operation Codes
|Operation||Operation Code 18||Address Bytes||Dummy Cycles||Data Bytes||DCLK fMAX (MHz)|
|Read status register||05h||0||0||1 to infinite 19||100|
|Read flag status register||70h||0||0||1 to infinite||100|
|Read bytes||03h||4||0||1 to infinite 19||50|
|Read non-volatile configuration register||B5h||0||0||2||100|
|Read device identification||9Eh or 9Fh||0||2||1 to 20 19||100|
|Fast read (AS x1)||0Bh||4||8 20||1 to infinite 19||100|
|Extended quad input fast read (AS x4)||EBh||4||10 20||1 to infinite 19||100|
|Dual I/O fast read||BBh||4||10||1 to infinite||100|
|Write bytes||02h||4||0||1 to 256 21||100|
|Write non-volatile configuration register||B1h||0||0||2||100|
|Extended quad input fast write bytes||12h||4||0||1 to 256 21||100|
|Extended dual input fast write bytes||D2h||4||0||1 to 256||100|
|Erase bulk 22||C7h||4||0||0||100|
|Erase die 23||C4h||4||0||0||100|
18 List MSB first and LSB last.
19 The status register, data, or read device identification is read out at least once and is continuously read out until the nCS pin is driven high.
20 The default EPCQ-L dummy clocks are 8 and 10 for the fast read and extended quad input fast read operations, respectively. The Intel® Quartus® Prime Programmer configures the NVCR automatically during the JIC programming to meet the FPGA dummy clock requirement for configuration.
21 A write bytes operation requires at least one data byte. If more than 256 bytes are sent to the device, only the last 256 bytes are written to the memory.
22 Erase bulk is applicable to EPCQ-L256 only.
23 Erase die is applicable to EPCQ-L512 and EPCQ-L1024 only.