V-Series Avalon-MM DMA Interface for PCIe Solutions User Guide

ID 683514
Date 7/31/2018
Public
Document Table of Contents

Clock Summary

Name

Frequency

Clock Domain

coreclkout_hip

62.5, 125 or 250 MHz

Avalon‑ST interface between the Transaction and Application Layers.

pld_clk

125 or 250 MHz

Application and Transaction Layers.

refclk

100 or 125 MHz

SERDES (transceiver). Dedicated free running input clock to the SERDES block.

reconfig_xcvr_clk

100 –125 MHz

Transceiver Reconfiguration Controller.

Did you find the information on this page useful?

Characters remaining:

Feedback Message