Intel® Quartus® Prime Standard Edition User Guide: Getting Started

ID 683475
Date 12/16/2019
Public
Document Table of Contents

5.4. Upgrade Non-Compliant Design RTL

The Intel® Quartus® Prime Pro Edition software introduces a new synthesis engine (quartus_syn executable).

The quartus_syn synthesis enforces stricter industry-standard HDL structures and supports the following enhancements in this release:

  • Support for modules with SystemVerilog Interfaces
  • Improved support for VHDL2008
  • New RAM inference engine infers RAMs from GENERATE statements or array of integers
  • Stricter syntax/semantics check for improved compatibility with other EDA tools

Account for these synthesis differences in existing RTL code by ensuring that your design uses standards-compliant VHDL, Verilog HDL, or SystemVerilog. The Compiler generates errors when processing non-compliant RTL. Use the guidelines in this section to modify existing RTL for compatibility with the Intel® Quartus® Prime Pro Edition synthesis.

Did you find the information on this page useful?

Characters remaining:

Feedback Message