3.11.2. Recommended HDL Coding Styles
If you design memory and DSP functions, you must understand the target architecture of your device so you can use the dedicated logic block sizes and configurations. Follow the coding guidelines for inferring Intel® FPGA IP and targeting dedicated device hardware, such as memory and DSP blocks.
Did you find the information on this page useful?