Intel® Stratix® 10 Embedded Memory User Guide

ID 683423
Date 10/01/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.5. FIFO2 Intel® FPGA IP Features

You can configure the FIFO2 Intel® FPGA IP core as either a DCFIFO or a SCFIFO by using the parameter editor of the FIFO2 Intel® FPGA IP core. When the FIFO2 Intel® FPGA IP core is configured as a SCFIFO, the relevant clock domain crossing (CDC) structure will not be synthesized.

The following figures show the timing diagrams for read and write operations for FIFO2 Intel® FPGA IP core.

Figure 48. Write to Full with Write Protection
Figure 49. Single Read with Read Protection

Did you find the information on this page useful?

Characters remaining:

Feedback Message