Intel® Stratix® 10 Embedded Memory User Guide

ID 683423
Date 10/01/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.11.1. Single Clock Mode

In the single clock mode, a single clock, together with a clock enable, controls all registers of the embedded memory block.