Low Latency Ethernet 10G MAC Intel® Cyclone® 10 GX FPGA IP Design Example User Guide

ID 683354
Date 11/30/2020
Public
Document Table of Contents

4.2. Avalon® Memory-Mapped Interface Signals

Table 11.   Avalon® Memory-Mapped Interface Signals
Signal Direction Description

write

csr_mac_write

csr_phy_write

csr_mch_write

In Assert this signal to request a write.

read

csr_mac_read

csr_phy_read

csr_mch_read

In Assert this signal to request a read.

address

csr_mac_address

csr_phy_address

csr_mch_address
In Use this bus to specify the register address you want to read from or write to.

writedata

csr_mac_writedata

csr_phy_writedata

csr_mch_writedata

In Carries the data to be written to the specified register.

readdata

csr_mac_readdata

csr_phy_readdata

csr_mch_readdata

Out Carries the data read from the specified register.

waitrequest

csr_mac_waitrequest

csr_phy_waitrequest

csr_mch_waitrequest

Out When asserted, this signal indicates that the IP is busy and not ready to accept any read or write requests.

Did you find the information on this page useful?

Characters remaining:

Feedback Message