Low Latency Ethernet 10G MAC Intel® Cyclone® 10 GX FPGA IP Design Example User Guide

ID 683354
Date 11/30/2020
Document Table of Contents

1.1. Directory Structure

Figure 2. Directory Structure for the Design Example
Table 1.  Directory and File Description
Directory/File Description
altera_eth_top.qpf Intel® Quartus® Prime project file.
altera_eth_top.qsf Intel® Quartus® Prime settings file.
altera_eth_top.sv Design example top-level HDL.
altera_eth_top.sdc Synopsys Design Constraints (SDC) file.
rtl The folder that contains the design example synthesizable components.



Design example DUT top-level files for 10GBASE-R Ethernet design example.



Design example DUT top-level files for 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet design example.
rtl/<Design Component> The folder for each synthesizable component including Platform Designer generated IPs, such as LL 10GbE MAC, PHY, and FIFO.
simulation/ed_sim/models The folder that contains the testbench files.





The folder that contains the simulation script. It also serves as a working area for the simulator.
hwtesting/system_console The folder that contains system console scripts for hardware testing.
output_files The folder that contains Intel® Quartus® Prime output files including Intel® Quartus® Prime compilation reports and design programing file (.sof file).

Did you find the information on this page useful?

Characters remaining:

Feedback Message