Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 4/04/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

14.2. Full Raster to Streaming Converter Parameters

The IP offers compile-time parameters.
Table 162.  Full Raster to Streaming Converter Parameters
Parameter Values Description
Video Data Format
Number of pixels in parallel 1, 2, 4, 8 Select the number of pixels in parallel.
Number of color planes 1 to 4 Select the number of color planes per pixel.
Bits per color sample 6 to 16 Select the number of bits per color sample.
AXI4-S FR Bus has tReady connection 0 to 1 The switch to enable or disable tReady conduit as part of the FR interface.
Output FIFO Depth 1024, 2048, 4096, 8192, 16384, 32768 Select the maximum depth on the output FIFO buffer.