Stratix® V Device Overview

Download PDF
ID 683258
Date 12/20/2024
Public
Document Table of Contents
Document Table of Contents x
1. Stratix® V Device Overview
1. Stratix® V Device Overview x
1.1. Stratix® V Family Variants 1.2. Stratix® V Features Summary 1.3. Stratix® V Family Plan 1.4. Low-Power Serial Transceivers 1.5. PCIe* Gen3, Gen2, and Gen1 Hard IP (Embedded HardCopy Block) 1.6. External Memory and GPIO 1.7. Adaptive Logic Module 1.8. Clocking 1.9. Fractional PLL 1.10. Embedded Memory 1.11. Variable Precision DSP Block 1.12. Power Management 1.13. Incremental Compilation 1.14. Enhanced Configuration and CvP 1.15. Automatic Single Event Upset Error Detection and Correction 1.16. HardCopy V Devices 1.17. Ordering Information 1.18. Revision History for the Stratix® V Device Overview
1.14. Enhanced Configuration and CvP x
1.14.1. Partial Reconfiguration
1. Stratix® V Device Overview

1.13. Incremental Compilation

The Quartus II software incremental compilation feature reduces compilation time by up to 70% and preserves performance to ease timing closure.

Incremental compilation supports top-down, bottom-up, and team-based design flows. Incremental compilation facilitates modular hierarchical and team-based design flows where a team of designers work in parallel on a design. Different designers or IP providers can develop and optimize different blocks of the design independently, which you can then import into the top-level project.

Level Two Title