Intel® Quartus® Prime Pro Edition User Guide: Timing Analyzer

ID 683243
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

1.2. Timing Analysis Overview Document Revision History

Document Version Intel® Quartus® Prime Version Changes
2020.09.28 20.3
  • Revised setup arrow direction in multiple timing diagrams for consistency.
2020.04.13 20.1
  • Added "Time Borrowing" section.
2019.09.30 19.3
  • Updated "MultiCorner Timing Analysis" code example and stated limitation for operating conditions.
2019.07.15 19.2
  • Updated "MultiCorner Analysis" for SmartVID timing models.
2018.09.24 18.1 Minor text enhancements for clarity and style.
Table 2.  Document Revision History
Date Version Changes
2016.10.31 16.1
  • Implemented Intel rebranding.
2016.05.02 16.0 Corrected typo in Fig 6-14: Clock Hold Slack Calculation from Internal Register to Output Port
2015.11.02 15.1 Changed instances of Quartus II to Intel® Quartus® Prime .
2014.12.15 14.1 Moved Multicycle Clock Setup Check and Hold Check Analysis section from the Timing Analyzer chapter.
June 2014 14.0 Updated format
June 2012 12.0 Added social networking icons, minor text updates
November 2011 11.1 Initial release.