Intel® Quartus® Prime Pro Edition User Guide: Timing Analyzer

ID 683243
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

2.4. Step 3: Run the Timing Analyzer

You must run the Fitter to generate a timing netlist before running the Timing Analyzer. The Fitter attempts to place logic of your design to comply with the timing constraints that you specify. The Timing Analyzer then reports the margin (slack) by which your design meets or fails each constraint.
  1. To generate the timing netlist and run the Timing Analyzer:
    • Click the Fitter's Plan, Place, Route, Retime, or Fitter (Finalize) stage from the Compilation Dashboard, and then click the stage's Timing Analyzer icon on the Compilation Dashboard. By default, the Timing Analyzer runs analysis on the latest available Fitter snapshot, and then opens the Setup Summary report automatically.

      Or

    • Run a full compilation by clicking Compile Design on the Compilation Dashboard. By default, the Timing Analyzer runs analysis with the final timing netlist, and then opens the Setup Summary report automatically.
      Figure 39. Fitter Plan Stage Timing Analyzer Icon
  2. Review the timing reports. To generate additional timing reports for analysis, click the Reports menu, and then click a Slack, Datasheet, Diagnostic, Custom, or Design Metrics timing report, as Step 4: Analyze Timing Reports describes.
    Figure 40. Setup Summary Report
  3. To run timing analysis under different operation conditions, click Set Operating Conditions on the Tasks pane and specify options, as Setting the Operating Conditions describes. By default, the Timing Analyzer generates reports for all supported operating conditions.
  4. If you specify any settings or constraints that impact timing analysis, click Update Timing Netlist on the Tasks pane to apply the new constraints to the timing netlist.