Intel Agilex® 7 Embedded Memory User Guide

ID 683241
Date 10/19/2023
Document Table of Contents
Give Feedback

3.2. Consider the Concurrent Read Behavior

The Intel Agilex® 7 embedded memory blocks provide both corrupting and non-corrupting hardware behaviors using dual concurrent write operation on the same address. This feature is applicable if you use the memory blocks in true dual-port and single quad-port modes.

By default, the memory blocks corrupts upon the dual concurrent write at the same address. To show a non-corrupting hardware behavior in the memory blocks, include the user-defined option “ENA_NON_CORRUPT=1” in the simulator setup script.

When the dual concurrent write occurs, the physical emulation uses a time-division multiplexing method to multiplex Port A and Port B together under the same data width. In this sequence, the value of Port B is written first, followed by the value of Port A at the same address. This results the value of Port A being written to the memory.