AN 750: Using the Altera PDN Tool to Optimize Your Power Delivery Network Design

ID 683155
Date 7/08/2015
Public
Document Table of Contents

1.3.2. Clock Frequencies

Dynamic power requirements increase with clock frequency. To account for worst case current requirement conditions, Altera recommends using the highest clock frequencies that your design will run at. When using dynamic reconfiguration of PLLs in your design, ensure that your estimates are based on the highest frequency you intend to use for logic clocked by the PLLs.

For multiple clock frequency domains in your design, it is tempting to simplify your estimates by assuming that all clock domains in your design run at the same highest frequency. Estimate each clock domain separately, because over estimation makes the PDN design difficult. The EPE and Power Analyzer allow you to do this estimation.

Did you find the information on this page useful?

Characters remaining:

Feedback Message