AN 750: Using the Altera PDN Tool to Optimize Your Power Delivery Network Design
Visible to Intel only — GUID: jba1434040192629
Ixiasoft
Visible to Intel only — GUID: jba1434040192629
Ixiasoft
1.3.1. FPGA Functional Blocks
The current and decoupling requirements increase if the current in your design increases.
To estimate the current requirements of your design, Altera recommends including all functional blocks that you plan to use. Include accurate use of Logic Elements, DSP blocks, PLLs, transceivers, Hard IP, HPS, Internal Memory and IO.