F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 12/17/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.3. Serial Data Interface

Table 59.  Serial Data Interface Signals
Signal Name Direction EP/RP/BP Description

tx_p_out[b-1:0]

tx_n_out[b-1:0]

Output EP/RP/BP Trasnmit serial data output using High Speed Differential I/O Standard

rx_p_in[b-1:0]

rx_n_in[b-1:0]

Input

EP/RP/BP

Receive serial data output using High Speed Differential I/O Standard

Did you find the information on this page useful?

Characters remaining:

Feedback Message