F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 12/17/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.6. IP Core and Design Example Support Levels

The following table shows the support levels of the Avalon® -ST IP core and design example in Intel® Agilex™ devices.

Table 7.  F-Tile Avalon Streaming (Avalon-ST) IP for PCIe Support Matrix for Intel® Agilex™ DevicesSupport level keys: S = simulation, C = compilation, T = timing, H = hardware, N/A = configuration not supported
Configuration PCIe IP Support Design Example Support
End Point Root Port TLP-Bypass End Point Root Port TLP Bypass
Gen4 x16 512-bit S, C, T, H S, C, T, H S, C, T, H S,C,T N/A N/A
Gen4 x8/x8 256-bit S, C, T, H N/A S, C, T, H S,C,T N/A N/A
Gen4 x8 256-bit S, C, T, H S, C, T, H N/A S,C,T N/A N/A
Gen4 x4/x4/x4/x4 128-bit N/A S, C, T, H S, C, T, H N/A N/A N/A
Gen4 x4/x4 128-bit N/A S, C, T, H N/A N/A N/A N/A
Gen4 x4 128-bit S, C, T, H N/A N/A N/A N/A N/A
Gen3 x16 512-bit S, C, T, H S, C, T, H S, C, T, H S,C,T N/A N/A
Gen3 x8/x8 256-bit S, C, T, H N/A S, C, T, H S,C,T N/A N/A
Gen3 x8 256-bit S, C, T, H S, C, T, H N/A S,C,T N/A N/A
Gen3 x4/x4/x4/x4 128-bit N/A S, C, T, H S, C, T, H N/A N/A N/A
Gen3 x4/x4 128-bit N/A S, C, T, H N/A N/A N/A N/A
Gen3 x4 128-bit S, C, T, H N/A N/A N/A N/A N/A

Did you find the information on this page useful?

Characters remaining:

Feedback Message