F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 10/22/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.4. Device Identification Registers

The following table lists the default values of the Device ID registers. You can use the parameter editor to change the values of these registers.

Table 102.  Device ID Registers
Register Name Range Default Value Description
Vendor ID 16 bits 0x00001172

Sets the read-only value of the Vendor ID register. This parameter cannot be set to 0xFFFF per the PCI Express Base Specification.

Note: Set your own Vendor ID by changing this parameter.

Address offset: 0x000.

Device ID 16 bits 0x00000000

Sets the read-only value of the Device ID register. This register is only valid in the Type 0 (Endpoint) Configuration Space.

Address offset: 0x000.

Revision ID 8 bits 0x00000001

Sets the read-only value of the Revision ID register.

Address offset: 0x008.

Class Code 24 bits 0x00FF0000

Sets the read-only value of the Class Code register.

Address offset: 0x008.

This parameter cannot be set to 0x0 per the PCI Express Base Specification.

Subsystem Vendor ID 16 bits 0x00000000

Sets the read-only value of the Subsystem Vendor ID register in the PCI Type 0 Configuration Space. This parameter cannot be set to 0xFFFF per the PCI Express Base Specification. This value is assigned by PCI-SIG to the device manufacturer.

Address offset: 0x02C.

Subsystem Device ID 16 bits 0x00000000

Sets the read-only value of the Subsystem Device ID register in the PCI Type 0 Configuration Space.

Address offset: 0x02C.

Did you find the information on this page useful?

Characters remaining:

Feedback Message