F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 10/22/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.10.1.2. Debug Register Interface Access (Dword Access)

DEBUG_DBI_ADDR register is located at user Avalon-MM offsets 0x14204 to 0x14207 (corresponding to byte 0 to byte 3).

Table 23.  DEBUG_DBI_ADDR Register
Name Bits Access Type Description
d_done 31 RO 1: indicates debug DBI read/write access done
d_write 30 RW

1: write access

0: read access

d_warm_reset 29 RO

1: normal operation

0: warm reset is on-going

d_vf 28:18 RW Specify the virtual function number.
d_vf_select 17 RW To access the virtual function registers, set this bit to one.
d_pf 16:14 RW Specify the physical function number.
reserved 13:12 RW Reserved
d_addr 11:2 RW Specify the DW address for the F-Tile Hard IP DBI interface.
d_shadow_select 1 RW Reserved. Clear this bit for access to standard PCIe configuration registers.
d_vsec_select 0 RW If set, this bit allows access to Intel VSEC registers.

DEBUG_DBI_DATA register is located at user Avalon-MM offsets 0x14200 to 0x14203 (corresponding to byte 0 to byte 3).

Table 24.  DEBUG_DBI_DATA Register
Names Bits R/W Description
d_data 31:0 R/W Read or write data for the F-Tile Hard IP register access.
Figure 44. DBI Register Write Timing Diagram
To write all 32 bits in a Debug register at a time:
  1. Use the User Avalon-MM interface to access 0x14200 to 0x14203 to write the data first.
  2. Use the User Avalon-MM interface to access 0x14204 to 0x14206 to set the address and control bits.
  3. Use the User Avalon-MM interface to write to 0x14207 to enable the read/write bit (bit[30]).
  4. Use the User Avalon-MM interface to access 0x14207 bit[31] to poll if the write is complete.
Figure 45. DBI Register Read Timing Diagram
To read all 32 bits in a Debug register at a time:
  1. Use the User Avalon-MM interface to access 0x14204 to 0x14206 to set the address and control bits.
  2. Use the User Avalon-MM interface to write to 0x14207 to enable the read bit (bit[30]).
  3. Use the User Avalon-MM interface to access 0x14207 bit[31] to poll if the read is complete.
  4. Use the User Avalon-MM interface to access 0x14200 to 0x14203 to read the data

Did you find the information on this page useful?

Characters remaining:

Feedback Message