F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 10/22/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

A.2.2.1.1. ARI Enhanced Capability Header Register (Offset 0x0)

Table 121.  ARI Enhanced Capability Header Register
Bits Register Description Default Value Access
[15:0] PCI Express Extended Capability ID for ARI 0x000E RO
[19:16] Capability Version 0x1 RO
[31:20]

Next Capability Pointer:

When TPH Requester Capability is present, points to TPH Requester Capability.

When ATS Capability is present, but TPH Requester Capability is not, points to ATS Capability.

When neither TPH Requester Capability nor ATS Capability is present, its value is 0.

See description.

Programmed via Programming Interface.

RO